'Package std' presentation slideshows

Comprehensive VHDL

Comprehensive VHDL. Module 6 Types. November 2000. Types. Aim To understand the use and synthesis of enumeration types, STD_LOGIC and STD_LOGIC_VECTOR Topics covered Enumeration types Type STD_LOGIC and bus resolution Initial values Slices and concatenation Overloading and conversion

539 views • 27 slides