'Multibit adder' presentation slideshows

The 10-ps TDC implemented in an FPGA

The 10-ps TDC implemented in an FPGA. Jinhong Wang, Shubin Liu, and Qi An FELab@USTC. Outline. Implementation of FPGA TDC @ USTC Timing Performance of FPGA TDC TDC Modules @ USTC. The Principle of the FPGA TDC. Coarse Counter ( Coarse Time ) + Time Interpolation within

834 views • 14 slides