'Instance y module c' presentation slideshows

ELEN 468 Advanced Logic Design

397 views • 30 slides

Structural Modeling

Structural Modeling Lecture 5 Set of Logic Values Sometimes, {0, 1} is not enough a If a = b = 0, c = ? 0 c If a = b = 1, c = ? 1 b Logic Values in Verilog 0: Logical 0 1: Logical 1 X: unknown Z: high impedance X and Z a a = b = 0: c = Z a = b = 1: c = X

669 views • 18 slides