'Gain buffer pic mac' presentation slideshows

1 horizontal unit = 5 clock cycles = 250 ns

Threshold. Baseline. Reset. Reset. Zoom-in. After detecting rising-edge of comparator, count x (in this case 5) clock pulses, then enable ADC. Assuming 800 kcps , the ADC takes 1.25 ? s to sample. Timing Diagram. 1 horizontal unit = 5 clock cycles = 250 ns. Positive edge-triggered.

163 views • 6 slides