8-Bit Arithmetic Logic Unit (ALU)

1 / 22

# 8-Bit Arithmetic Logic Unit (ALU) - PowerPoint PPT Presentation

## 8-Bit Arithmetic Logic Unit (ALU)

- - - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - - -
##### Presentation Transcript

1. 8-Bit Arithmetic Logic Unit (ALU) Jeffrey Huang, Ying Ji Chongmei Zhang, Xiaoyang Zhang Advisor: Dr. David Parent San Jose State University May 8, 2006

2. Agenda • Abstract • Introduction • Project Details • Schematics, NC Verilog • Hand Calculations • CMOS/Complex Logic Gate Sizes • Layout, DRC, Extraction, LVS • Worst-Case Analysis • Simulation Results • Results • Cost Analysis, Lessons Learned • Conclusions

3. Abstract • Our team successfully designed an 8-bit ALU using two 4-bit CLA stages. • ALU performs 8 arithmetic operations and 4 logic functions. • Designed circuit was simulated and verified in schematic and layout. • We used the AMI06 process technology in our design. • Design meets 200 MHz operation speed specification. • Circuit power consumption is 29.9 mW and has an area of 474.2 μm x 368.7 μm.

4. Introduction • We chose the Arithmetic Logic Unit as our design project because of its importance to the execution unit of a computer’s CPU. • Our 8-bit ALU design is based on the 74LS181 component. • Arithmetic/Logic Operation controlled by four input lines: S1, S2, M, and Cn. • Our specification is to design for an operation speed of 200 MHz or faster.

5. Project Details:8-Bit ALU Logic Schematic Logic gate schematic of 8-bit ALU showing input/outputs.

6. ALU Functions/Operations ALU performs four logic functions and eight arithmetic operations depending on the inputs: S3, S1, M, and Cn.

7. NC-Verilog Simulation NC-Verilog output simulation is shown for 4-bit case for easier waveform readability.

8. Worst-Case Vector & Path A3 set high and B3 toggled to produce a carry-out from the first 4-bit stage into the second.

9. Hand Calculations for Size & Delay • Above are the design equations used in our hand calculations. • We used a spreadsheet for quick accurate calculations.

10. Transistor Sizes & Delay Times Our design goal was minimum width with symmetric propagation time.

11. D Flip-Flop Size & Delay Time • Table of transistor sizes used in our Mux-Based DFF. • Design goal was to allocate 1 ns to the DFF.

12. 8-Bit ALU Layout The overall layout of our ALU circuit using the AMI06 process.

13. A7, B7 F7 A6, B6 F6 A5, B5 F5 A4, B4 F4 A3, B3 F3 A2, B2 F2 A1, B1 F1 A0, B0 F0 C8 S3 S1 C0 M ALU Block Layout The ALU layout with the cell outlines shown.

14. DRC & Extraction Results • Layout successfully passes DRC. • Parasitic capacitances are extracted that will be used to compare • if layout and schematic are electrically equivalent.

15. LVS Output file confirms LVS check is successful!

16. Simulation Results Simulation results for various test vectors.

17. Worst-Case SPICE Simulation Worst-case delay of analog_extracted circuit: 3.98 ns

18. Results • 8-bit ALU performs eight arithmetic operations and four logic operations • Operation speed: 200 MHz • Worst-Case Delay: 3.98 ns • Power: 29.9 mW • Area: 474.2 μm x 368.7 μm

19. Cost Analysis: Project Design Time Total project from start to finish was approximately 5 weeks.

20. Lessons Learned • Very Important Lesson: Time Management • How to achieve symmetric propagation. • Knowing where to use buffers. • Paying attention to fan-in and fan-out. • Using cell-based design simplifies layout.

21. Conclusions • The Arithmetic Logic Unit is an important part of computer CPU’s. We learned how to produce different arithmetic operations and logic functions by using various select singles for a single circuit. • Actual operation speed of designed ALU is faster than specification. • Low power consumption and small area. • Designed ALU was 8-bit, four bits more than previous projects. • Preparation of an overall stick diagram of the entire circuit allowed quick, efficient organization of our layout. • Great teamwork helped us achieve our project goal!

22. Acknowledgements • Thanks to Dr. David Parent for providing project guidance and very helpful tutorials. • Thanks to Cadence Design Systems for the VLSI lab. • Thanks to our families for putting up with us. • Thanks to our colleagues in the lab.