1 / 16

Efficient Time-Stamping for Prototyping RHIC TOF Tray Design

This study presents a refined time-stamping methodology for high-speed data acquisition in RHIC TOF tray design prototyping. The proposed technique achieves a reduced root mean square error in time difference measurements, enhancing accuracy and reliability. Testing setups conducted using HP8131A equipment ensure precise time-difference calculations, yielding an integral non-linearity corrected output. The findings reveal significant improvements in time-stamping efficiency, critical for high-precision applications like particle detection systems.

melva
Download Presentation

Efficient Time-Stamping for Prototyping RHIC TOF Tray Design

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. STAR HPTDC Prototyping Lloyd Bridges, Geary Eppley, Ted Nussbaum, Jo Schambach

  2. RHIC at BNL

  3. TOF Tray Design

  4. Code Density Data @ 25ps, 20M points

  5. Integral Non-Linearity @ 25 ps

  6. Time Difference Measurement Test Setup HP8131A Output Output “Delay”

  7. Raw Time Difference

  8. INL Corrected Time Difference rms = 32.2 ps

  9. RMS of Time Difference Measurements • Mean RMS = 33.9 ps • Implies Single Channel RMS = 24.0 ps

  10. Raw Time Difference with FEE

  11. INL-Corrected Time Difference with FEE rms = 40.3ps

More Related