the microprocessor is no more general purpose n.
Download
Skip this Video
Loading SlideShow in 5 Seconds..
The Microprocessor is no more General Purpose PowerPoint Presentation
Download Presentation
The Microprocessor is no more General Purpose

Loading in 2 Seconds...

play fullscreen
1 / 39

The Microprocessor is no more General Purpose - PowerPoint PPT Presentation


  • 67 Views
  • Uploaded on

The Microprocessor is no more General Purpose. Design Gap. Problems with Fine Grained Approach FPGAs. Area in-efficient Percentage of chip area for wiring far too high Too slow Unavoidable critical paths too long Routing and Placement is very complex. Problems with Fine Grained FPGAs.

loader
I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
capcha
Download Presentation

The Microprocessor is no more General Purpose


An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
problems with fine grained approach fpgas
Problems with Fine Grained Approach FPGAs
  • Area in-efficient
    • Percentage of chip area for wiring far too high
  • Too slow
    • Unavoidable critical paths too long
  • Routing and Placement is very complex
coarse grained reconfigurable computing
Coarse Grained Reconfigurable computing
  • Uses reconfigurable arrays with path-widths greater than 1 bit
  • More area-efficient
  • Massive reduction in configuration memory and configuration time
  • Drastic reduction in complexity of Placement & Routing
coarse grained architectures classification
Coarse Grained ArchitecturesClassification
  • Mesh-based
  • Linear Arrays based
  • Cross-bar based
mesh based architectures
Mesh Based Architectures
  • Arranges PEs in a 2-D array
  • Encourages nearest neighbor links between adjacent PEs
  • Eg. KressArray, Matrix, RAW, CHESS
architectures based on linear arrays
Architectures based on Linear Arrays
  • Aimed at mapping pipelines on linear arrays
  • If pipeline has forks longer lines spanning whole or part of the array are used
  • Eg. RaPiD, PipeRench
cross bar based architectures
Cross-bar based Architectures
  • Communication Network is easy to route
  • Uses restricted cross-bars with hierarchical interconnect to save area
  • Eg. PADDI-1, PADDI-2, Pleiades
slide17
EGRA
  • Architectural template to enable design space exploration
  • Execute expressions as opposed to operations
  • Supports heterogeneous cells and various memory interfaces
egra at array level
EGRA – at array level
  • Organized as a mesh of cells of three types
    • RACs
    • Memories
    • Multipliers
  • Cells are connected using both nearest neighbor and horizontal-vertical buses
  • Each cell has a I/O interface, context memory and core
egra operation
EGRA Operation
  • DMA mode
    • Used to transfer data in bursts to EGRA
    • To program cells and to read/write from scratchpad memories
  • Execution mode
    • Control unit orchestrates data flow between cells
egra memory interface
EGRA Memory Interface
  • Data register at the output of computational cells
  • Memory cells can be scattered around in the array
  • A scratchpad memory outside reconfigurable mesh
interconnection topology
Interconnection Topology
  • Hierarchical
    • Level 1 used within 4x4 quadrant to provide nearest neighbor connectivity
    • Interleaved Horizontal and Vertical connectivity of length two
    • Each RC can receive data from at most two other RCs and send data to at-most four other RCs
    • Data and control across quadrants is guaranteed over Level 2 interconnection
computational strategies
Computational Strategies
  • Temporal computational load balancing
  • Spatial computational load balancing