Download
project golden mantle cmos 8 bit analog to digital converter n.
Skip this Video
Loading SlideShow in 5 Seconds..
Project Golden Mantle CMOS 8-Bit Analog-to-Digital Converter PowerPoint Presentation
Download Presentation
Project Golden Mantle CMOS 8-Bit Analog-to-Digital Converter

Project Golden Mantle CMOS 8-Bit Analog-to-Digital Converter

133 Views Download Presentation
Download Presentation

Project Golden Mantle CMOS 8-Bit Analog-to-Digital Converter

- - - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript

  1. Project Golden MantleCMOS 8-Bit Analog-to-Digital Converter Team Travis Tompkins Aaron Krizek Scott Ostrow • Advisor • Dr. Joe Hoffbeck • Dr. Peter Osterberg • Industry Representative • Mr. Howard Voorheis University of Portland School of Engineering

  2. Overview • Introduction • Accomplishments • Plans • Issues/Concerns • Demo • Conclusions Small...but FIERCE! University of Portland School of Engineering

  3. Introduction • 8-Bit Analog-to-Digital Converter “Tracking” ADC Architecture University of Portland School of Engineering

  4. Introduction continued • Continuous time signal “coded” into stream of binary numbers • Key component in communication systems • - Cell Phones, Satellite Transmission, Digital Signal Processing University of Portland School of Engineering

  5. Accomplishments • Theory of Operations and Approval Meeting • Layout determined • Solved CMOS/Macro Model cross connection problem • Core Components of Macro Model tested • Tracked AC and DC signals University of Portland School of Engineering

  6. Pictures University of Portland School of Engineering

  7. MOSIS CHIP Bonding pads: 40 Layout size: 2200 x 2200 microns; Area: 4.836 sq mm Packaging: DIP40 Maximum die size: 7366 x 7366 University of Portland School of Engineering

  8. Bill of Materials University of Portland School of Engineering

  9. Plans • Individual Component Testing • Prototype Integration • Begin Wire-Wrap Phase • Develop Logic to Prevent Looping in Macro Model University of Portland School of Engineering

  10. Milestone Table University of Portland School of Engineering

  11. Concerns/Issues • Timing Violations • Wire Wrap Techniques • Arrival of CMOS chip • Logic to prevent looping in Macro Model University of Portland School of Engineering

  12. Detail: Timing Violation Solution University of Portland School of Engineering

  13. Demo • Tracking Demo University of Portland School of Engineering

  14. Conclusions • Introduction • Accomplishments • Plans • Issues/Concerns • Demo Small...but FIERCE! University of Portland School of Engineering