1 / 32

Amity School of Engineering & Technology ANALOG ELECTRONICS–I Credit Units: 04

Amity School of Engineering & Technology ANALOG ELECTRONICS–I Credit Units: 04 Course Instructor: Ashutosh Barua. Instruction Details Session hours : 4 hours per week Total No. of Lectures Planned : 40

lillis
Download Presentation

Amity School of Engineering & Technology ANALOG ELECTRONICS–I Credit Units: 04

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Amity School of Engineering & Technology ANALOG ELECTRONICS–I Credit Units: 04 Course Instructor: Ashutosh Barua

  2. Instruction Details Session hours : 4 hours per week Total No. of Lectures Planned : 40 Self Study : 2 hrs per Session Chamber Consultation Hours : As per the requirement of the students

  3. Course Objectives are as follows : To give the idea about fundamental properties of semiconductors. This course builds from basic knowledge of Semiconductor Physics to an understanding of basic devices and their models. 3. To prepare students to perform the analysis of any Analog electronics circuit. 4. To empower students to understand the design and working of BJT / FET amplifiers, 5. To prepare the students for advanced courses in Communication system Circuit Design. 6. This course builds a foundation for courses on VLSI design and analog CMOS IC Design. Course Objectives

  4. Upon course completion, students will be able to: Acquire basic knowledge of physical and electrical conducting properties of semiconductors. 2. Develop the Ability to understand the design and working of BJT / FET amplifiers. 3. Able to design amplifier circuits using BJT s And FET’s. and observe the amplitude and frequency responses of common amplifier circuits 4. Observe the effect of negative feedback on different parameters of an Amplifier and different types of negative feedback topologies. 5. Observe the effect of positive feedback and able to design and working of different Oscillators using BJTS. 6. Develop the skill to build, and troubleshoot Analog circuits. Learning Outcomes

  5. Lecture/Tutorials PPT Quiz Projects on P-SPICE Home assignment/Test Blended Learning Early Feedback Strategy Instruction Methodology

  6. Robert F. Pierret: Semiconductor Device Fundamentals, Pearson Education. Millman and Halkias: Electronic Devices and circuits, Tata McGraw. B.G. Streetman: Solid State Electronic Devices, 5th Ed., Prentice Hall, 2000 2. R L Boylestad and Nachelsky: Electronic Devices & circuit Theory, 10th Ed.Pearson. S.M.Sze: Semiconductor Devices: Physics & Technology, John Wiley, 2002. Adel S. Sedra, Kenneth C. Smith : Microelectronics Circuits, 5th Ed., Oxford University Press, 2004 Suggested Text Books and References

  7. CourseContent Module I: Semiconductor Diode and Diode Circuits • Different types of diodes: Zener, Schottky, • LED. • Zener as voltage regulator, • Diffusion capacitance, Drift capacitance, • The load line concept, • Half wave, full wave rectifiers, • Clipping • Clamping circuits.

  8. CourseContent…… Module II: Bipolar Junction Transistor • Bipolar junction transistor: Introduction, • Transistor, construction, transistor operations, • BJT characteristics, • load line, operating point, leakage currents, saturation and cut off mode of operations. • Bias stabilization: Need for stabilization, fixed Bias, emitter bias, self bias, • bias stability with respect to variations in Ico, VBE & , Stabilization factors, • thermal stability.

  9. CourseContent…… Module III: Small signal Analysis of transistor and Multistage Amplifier • Hybrid model for transistors at low frequencies, • Analysis of transistor amplifier using h parameters, • emitter follower, • Miller’s theorem, THE CE amplifier with an emitter resistance, • Hybrid model, Hybrid Conductance's and Capacitances, • CE short circuit current gain, CE short circuit current gain with RL Multistage amplifier: • Cascading of Amplifiers, Coupling schemes(RC coupling and Transformer coupling)

  10. CourseContent…… Module IV: Field Effect Transistors • Field effect transistor (JFET, MOSFET): • volt-ampere characteristics, • small signal model –common drain, common source, common gate, operating point, • MOSFET, enhancement and -depletion mode, • Common source amplifier, Source follower

  11. CourseContent…… Module V: Feedback Amplifiers • Feedback concept, • Classification of Feedback amplifiers, • Properties of negative Feedback amplifiers, • Impedance considerations in different Configurations, • Examples of analysis of feedback Amplifiers.

  12. CourseContent…… Module V: Feedback Amplifiers • Feedback concept, • Classification of Feedback amplifiers, • Properties of negative Feedback amplifiers, • Impedance considerations in different Configurations, • Examples of analysis of feedback Amplifiers.

  13. CourseContent…… Module VI: Power amplifiers • Power dissipation in transistors, • difference with voltage amplifiers, • Amplifier classification (Class A, Class B, Class C, Class AB) • class AB push pull amplifier, • collector efficiency of each, • cross over distortion.

  14. Tentative Lecture Delivery Schedule

  15. Tentative Lecture Delivery Schedule

  16. Tentative Lecture Delivery Schedule

  17. Tentative Lecture Delivery Schedule

  18. Tentative Lecture Delivery Schedule

  19. Tentative Lecture Delivery Schedule

  20. Tentative Lecture Delivery Schedule

  21. Tentative Lecture Delivery Schedule

  22. Tentative Lecture Delivery Schedule

  23. Students are expected to follow the code of Conduct and Academic Behavior Standards as detailed in the Student regulations. Failure to comply with these rules may result in disciplinary actions as stipulated in the Students Regulations. Academic Integrity Policy

  24. Evaluation Scheme

  25. Component I – Test-1 (05 Marks) • Test -1 evaluates the students in terms of the following: • Concepts of Advanced Differentiation. • Ability to analyze a given problem and devise a solution to it. • Guidelines: • Problems will be given as per the course coverage in the class up-to 14 Lecture. • Actual Test will be of 10 Marks and it will be converted out of 5. • Questions will be only analytical.

  26. Component II – Test-2 (05 Marks) • Test -1 evaluates the students in terms of the following: • Concepts of Advanced Differentiation. • Ability to analyze a given problem and devise a solution to it. • Guidelines: • Problems will be given as per the course coverage in the class from 15-28 Lectures. • Actual Test will be of 10 Marks and it will be converted out of 5. • Questions will be only analytical.

  27. Component III- Class Test (15 Marks) • Class Test is an individual activity which test students in terms of the following: • Ability to analyze a given problem or situation. • Knowledge of basic concepts or fundamentals and then • ability to apply them on a given situation. • Ability to follow logical path in problem solving. • By this component we can assess student- instructor performance. As laid down in the academic regulations, the class test is normally conducted at the mid of the semester. It serves the purposes of judging the student’s capability to integrate various fundamental principles and application aspects of the course. • No II Mid Semester will be conducted in any circumstances.

  28. Component IV- Attendance (5 Marks) • It shall be the responsibility of a student to attend all the classes, to take prescribed quizzes, tests, examinations etc. and to submit, properly and promptly all assignments and home work. • A student should normally maintain 100% attendance in each of the course and minimum 75% without which he/she shall be disqualified from appearing in the End Semester Examination.

  29. Component IV- Attendance (5 Marks)…… • The evaluation scheme for attendance is as follows: • Attendance Marks • up to 75 0 • greater than 75 and upto 80 1 • greater than 80 and upto 85 2 • greater than 85 and upto 90 3 • greater than 90 and upto 95 4 • greater than 95 5

  30. Component V- End Semester Exam(70 Marks ) • As laid down in the academic regulations, the end semester examination is conducted at the end of the semester and is comprehensive enough to include the whole course. It serves the purposes of judging the student’s capability to integrate and inter-link various fundamental principles and application aspects of the course. 31

  31. Thank You

More Related