Instruction Sets and Fetch Execute cycle

1 / 13

Instruction Sets and Fetch Execute cycle - PowerPoint PPT Presentation

Instruction Sets and Fetch Execute cycle

- - - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript

1. Instruction Sets and Fetch Execute cycle

2. Instruction Sets and Fetch Execute cycle • Simple animation Central Queensland University

3. Instruction Sets and Fetch Execute cycle • Adding Programme (Virginia Polytechnic Institute and State University) • This program adds the numbers stored in two memory locations. Mathematically, the program is x = 2, y = 5, x + y = z where the variables x, y, and z are in the memory locations 13, 14, and 15 respectively.

4. Instruction Sets and Fetch Execute cycle • Adding Programme (Virginia Polytechnic Institute and State University) • This program counts up to a number decided by the programmer in the first instruction. This program includes a loop construction by using the JUMP and EQUAL instructions. Every time the value in the Accumulator is incremented, the count is tested to see if it has reached the specified amount.

5. Instruction Sets and Fetch Execute cycle Start P.C. = 20 P.C. to EEPROM Contents of 20 to I.R. Contents of I.R. to Instruction Decode

6. Instruction Sets and Fetch Execute cycle 2 P.C. = P.C. +1 = 21 Contents of 21 to I.R. Contents of I.R. to MUX to ALU to W register

7. Instruction Sets and Fetch Execute cycle 3 P.C. = P.C. +1 = 22 Contents of 22 to I.R. Contents of I.R. to Instruction Decode

8. Instruction Sets and Fetch Execute cycle 4 P.C. = P.C. +1 = 23 Contents of 23 to I.R. Contents of I.R. to MUX Contents of MUX and W register added together Result to W register

9. Instruction Sets and Fetch Execute cycle 5 P.C. = P.C. +1 = 24 Contents of 24 to I.R. Contents of I.R. to Instruction Decode

10. Instruction Sets and Fetch Execute cycle 6 P.C. = P.C. +1 = 25 Contents of 25 to I.R. Contents of I.R. to Instruction Decode Contents of I.R. to Addr. MUX Contents of W to address from address MUX

11. Instruction Sets and Fetch Execute cycle

12. Instruction Sets and Fetch Execute cycle