1 / 17

Spartan-II + Soft IP = Programmable ASSP

Spartan-II + Soft IP = Programmable ASSP. High Volume Business Unit Xilinx Corporation. Programmable ASSP - Value. Benefits Time to Market Flexibility Product customization to meet customer needs Adapt to specification updates Feature upgrades Low risk evaluation of new markets

Download Presentation

Spartan-II + Soft IP = Programmable ASSP

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Spartan-II + Soft IP = Programmable ASSP High Volume Business Unit Xilinx Corporation

  2. Programmable ASSP - Value • Benefits • Time to Market • Flexibility • Product customization to meet customer needs • Adapt to specification updates • Feature upgrades • Low risk evaluation of new markets • Field upgradability • H/W and S/W upgradability opens new applications • Efficiently address lower volume strategic applications • Distribution and inventory management

  3. Flexibility ASSP System Features ASSP Replacement Dynamics • Spartan FPGAs migrate to higher densities to handle system features • Maintaining low cost • ASSP’s attempting to offer flexibility • Differentiation need due to market pressures • Available ASSP’s require programmable logic • Changing system standards • ASSP’s have large role in consumer, networking & data-processing • Where Spartan FPGAs are successful • PCI is the first successful ASSP competition

  4. Spartan-III 250K Spartan-II 100K Spartan-XL Ethernet MAC 40K Video Line Buffer ATM IMA 30K Reed Solomon Encoder 64 Bit PCI Higher Density Enables New Applications $10 System Gates Cable Modem Graphics Card PCI-MIPS Bridge Office Networking 32-bit, 33-MHz PCI Set-Top Box HDLC UARTs FIFOs PALs Embedded μP Apps 1998 1999 2000 2001

  5. A Successful Programmable ASSP $20 External PLD64K Gates $15 36% of XC2S100-4 Standard ChipPCI Master I/F Component cost 100K units $10 64K Gates Logic $5 PCI Master I/F Standard Chip Solution <$10

  6. Programmable ASSP Advantages • Accommodate Specification Changes • Testing and Verification • Xilinx On-line - Field Upgradability • Issues in creating a stand-alone ASSP

  7. Emerging Markets are exposed to multiple standards and specification changes DSL Modem market 6 different variations DTV market 18 different formats Accommodate Specification Changes Stand-alone ASSP Vendor Market A Programmable ASSP Future Proof’s Success

  8. Testing and Verification • What do I do if my stand-alone ASSP does not perform as expected? • Silicon Bug? • Software driver? • System Integration Issue? • User Error? • Programmable ASSPs are built on a proven FPGA technology • Pre-verified silicon and guaranteed performance • HDL simulators & test benches • Chip-Scope - Run-time debug tools • Probe any internal signal • A Programmable ASSP is “Re-programmable”! • Risk aversion is a tremendous value-add

  9. Xilinx On-line Field Upgradability • A paradigm shift is being innovated by Xilinx • Remote update of Software and Hardware • Results in increased lifetime for a product • Considerable maintenance and support savings • Enable product features per end-user needs • Opening up new opportunities in the ASSP area

  10. Issues in creating a stand-alone ASSP • Choosing the right ASSP • It is difficult identifying the right market and creating the right product for it • Cost of creating a solution for the wrong market, or for a market that has moved is expensive • Product Customization • ASSPs traditionally fall into two camps • Overdesigned - results in increased cost • Underdesigned - requiring a PLD for product customization

  11. Issues in creating a stand-alone ASSP • Development cost and amortization • Stand-alone ASSPs have high NRE and engineering costs • Mask charges for a 0.18-mm process can vary anywhere from $125K to $300K • Spartan-II family has amortized cost by selling to the traditional PLD marketplace • Their capability to act as a programmable ASSP does not increase product cost • This allows programmable ASSPs to cost-effectively compete against stand-alone ASSPs A programmable ASSP is unaffected by hurdles stand-alone ASSPs face, resulting in cost-effective solutions

  12. Spartan-II FPGAs Displace ASSPs • Three Camps… • Feature-Replacement ASSPs • ASSPs that Spartan-II FPGAs replace by virtue of its features • Logic-Replacement ASSPs • Generic ASSPs like HDLC, UARTs, PCI Bridges solutions • Market Targeted ASSPs like Reed-Solomon, Viterbi, solutions • Value-Added ASSPs • Xilinx solutions that open up new market opportunities • Synthesizable processors, PCI-X Controllers • Solutions that specifically take advantage of specific features In all instances a Spartan-II solution is cost-effective and competes successfully against stand-alone ASSPs

  13. Feature-Replacement ASSPs

  14. Logic-Replacement ASSPs

  15. Value-Added ASSPs

  16. PCI-MIPS System Controller $40 $7 $2 Dual Ports FIFOs Memory HSTL Translators QDR SRAMs $6 MIPS mP SSTL-3 Translators SDRAM SSTL3 2x CLK 5-volt tolerant I/O $4 GTL+ PCI Clock Mgmt - Board deskew PLL $7.50 GTL+ Backplane Drivers PCI Master/ Target Controller $15 $6 High Volume System Integration

  17. Additional Information • Xilinx At Work website • Application Notes • White Papers • Reference Designs • Market Overviews • Glossary • IP Center • IP cores and services • FPGA Strategic Applications Group • Applications group dedicated to providing system level expertise

More Related