1 / 8

RICH FEM Trigger Input Status and Schedule

This document summarizes the performance of the RICH Level 1 (LVL1) in proton-proton (pp) runs, highlighting the output signal from the Int_R Chip and detailing observed bugs. Of the 256 LVL1 channels, 38 were operational, while 74 were noisy, and 144 were dead with no trigger signals. The investigation identified two potential bug locations related to signal processing and power supply. Measures to tune the chip's bias and replace components are proposed, leading to improved performance. The production testing schedule for RICH FEE is outlined.

herve
Download Presentation

RICH FEM Trigger Input Status and Schedule

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. RICH FEM Trigger Input Status and Schedule Takashi Matsumoto CNS, University of Tokyo

  2. Contents • Summary of RICH LVL1 in pp run • LVL1 output signal from Int_R Chip • Bug fix • Schedule

  3. Summary of RICH LVL1 in pp run • We had following type of LVL1 Channel (total 256) in pp run • Working Channel 38 (14.8%) • Good correlation between charge and trigger bit • Noisy Channel 74 (28.9%) • Trigger signal was firing frequently • Dead Channel 144 (56.3%) • No trigger signal • All RICH FEE crate were sent to Japan for investigation after pp run .

  4. Location of the bug • 2 possible location of the bug • Signal source : Int_R Chip on AMU/ADC Module • Int_R Chip produce the trigger signal. • Signal processing : LVL1 Module • We have some parameters (Timing of AD conversion etc.). Itotal = i1+i2+i3+i4+i5 5 AMU/ADC Modules Int_R Chip i1 i2 i3 i4 i5 Back Plane Signal was measured this point (next page)

  5. LVL1 Output of Int_R Chip Good Channel Trigger Threshold Noisy Channel A lot of zero = miss fire Charge distribution when Trigger bit is required (from pp run) Wave form of the corresponding channel

  6. Debug • What’s happen in noisy channel? • Trigger reset is not working correctly • A lot of miss-fire • After comparing noisy channel with good channel, bias voltage supplied to Int_R chip found to be different • This bias voltage makes trigger reset signal unstable • How can we fix it? • Tune the bias voltage • 16 resistors on a AMU/ADC Module need to be replaced • After fixing the bias, we found that dead channel recovered as well as noisy channel. • Int_R Chip itself is fine. • Problem was “tuning”

  7. What we need to do • Tune the bias voltage of the Int_R chip on AMU/ADC Module • Replace the resistors on it • Check all LVL1 signals • OK : Go to Production test • Not OK : Replace Int_R Chip Investigate the problem one by one • Production test of whole RICH FEE • Performance of Charge, TAC and LVL1

  8. Schedule • May • Fix the bias voltage of Int_R chip on AMU/ADC Module. • Check LVL1 signals again. • June • Start production test of all modules on RICH FEE crate. • This will take one month or more • July • production test of all modules on RICH FEE crate. • August • Start to ship the RICH FEE crate to BNL

More Related