1 / 14

Digital Circuits to Compensate for Energy Harvester Supply Variation

Digital Circuits to Compensate for Energy Harvester Supply Variation. Hao-Yen Tang. David Burnett. Energy-harvesting system. Battery Solar cell TEG(Thermoelectric) RF coupling Problem: voltage ripple. Voltage ripple. precharged. Energy Harvester. ~1nF. On-chip Storage cap.

hans
Download Presentation

Digital Circuits to Compensate for Energy Harvester Supply Variation

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Digital Circuits to Compensate forEnergy Harvester Supply Variation Hao-Yen Tang David Burnett

  2. Energy-harvesting system • Battery • Solar cell • TEG(Thermoelectric) • RF coupling • Problem: voltage ripple

  3. Voltage ripple precharged Energy Harvester ~1nF On-chip Storage cap VLSI block • Y. Ramadass and A. Chandrakasan, “A battery-less thermoelectric energy harvesting interface circuit with 35 mv startup voltage,” Solid-State Circuits, IEEE Journal of, vol. 46, no. 1, pp. 333–341, Jan. Energy harvester-powered integrated system

  4. Possible solution • Work with minimum voltage • Supply regulation (with LDO) • Modified basic cells (Razor) • Dynamic clock period adjusting

  5. Proposed solution HW2 decoder circuit (4x cascaded) Using a Delay-Lock Loop(DLL) to lock the clock period to critical path delay

  6. Clock Generator (Voltage-Control Oscillator)

  7. Clock Generator (Voltage-Control Oscillator) • No crystal • Ring oscillator • Supply Sensitivity

  8. Clock Generator (Voltage-Control Oscillator)

  9. Critical Path duplica • Extra delay result from simultaneous incoming signal • Need to be reset every cycle • 1 clock cycle measure1 clock cycle reset

  10. Clock Generator (Voltage-Control Oscillator)

  11. PFD and loop filter • Traditional PFD • Charge pump with constant gm bias • Second order loop filter for stability

  12. Simulation result Supply Voltage VCO control signal Extra power overhead: 40.2uW (12.7% of the reference VLSI block)

  13. Comparison table

  14. Acknowledgement • Prof. Bora <3 • EE241 classmates • Dear teammate

More Related