1 / 22

CE1110: Digital Logic Design Gate Level Minimization ( Cont.)

CE1110: Digital Logic Design Gate Level Minimization ( Cont.). Choice of Blocks. Terminology. Boolean Functions. Examples to illustrate Terminology. Example. Example. POS simplification using K-map. POS Minimization. Gate Implementation. Example: POS Minimization. 5-variable K-map.

hamlinm
Download Presentation

CE1110: Digital Logic Design Gate Level Minimization ( Cont.)

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CE1110: Digital Logic DesignGate Level Minimization (Cont.)

  2. Choice of Blocks

  3. Terminology

  4. Boolean Functions

  5. Examples to illustrate Terminology

  6. Example

  7. Example

  8. POS simplification using K-map

  9. POS Minimization

  10. Gate Implementation

  11. Example: POS Minimization

  12. 5-variable K-map

  13. Example: 5-variable K-map

  14. Relation between # of adjacent squares and # of literals

  15. Don’t care conditions

  16. Minimization using don’t Cares

  17. Minimization Example

  18. Example

  19. Another Example

More Related