1 / 14

PRESENTED BY

PRESENTED BY. NAYYAR ABBAS SHAH. FEATURES. TMP91C016F comes in a 100-pin flat package. JTMP91C016S is a 100-pad chip product. Listed below are the features. (1) High-speed 16-bit CPU (900/L1 CPU) • Instruction mnemonics are upward compatible with TLCS-90/900

geraldine-green
Download Presentation

PRESENTED BY

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. PRESENTED BY NAYYAR ABBAS SHAH

  2. FEATURES TMP91C016F comes in a 100-pin flat package. JTMP91C016S is a 100-pad chip product. Listed below are the features. (1) High-speed 16-bit CPU (900/L1 CPU) • Instruction mnemonics are upward compatible with TLCS-90/900 • 16 Mbytes of linear address space • General-purpose registers and register banks • 16-bit multiplication and division instructions; bit transfer and arithmetic instructions (2) Minimum instruction execution time: 148 ns (at 27 MHz) (3) Built-in RAM: None Built-in ROM: None (4) External memory expansion • Expandable up to 105 Mbytes (Shared program/data area) • Can simultaneously support 8-/16-bit width external data bus: Dynamic data bus sizing • Separate bus system

  3. (5) 8-bit timers (6) General-purpose serial interface: 2 channels Channel 0 • UART mode • IrDA Ver.1.0 (115.2 kbps) mode selectable Channel 1 • UART mode • Synchronous mode selectable (7) LCD controller • Adapt to both Shift register type and Built-in RAM type LCD driver (8) Timer for real time clock (RTC) (9) Key-on wakeup (Interrupt key input) (10) Watchdog timer (11) Melody/alarm generator • Melody: Output of clock 4 to 5461 Hz • Alarm: Output of the 8 kinds of alarm pattern • Output of the 5 kinds of interval interrupt

  4. (12) Chip select/wait controller: 4 channels (13) MMU • Expandable up to 105 Mbytes (14) Display data reciprocal conversion function between the vertical and horizontal (8 × 8) (15) Interrupts: 40 interrupts • 9 CPU interrupts: Software interrupt instruction and illegal instruction • 25 internal interrupts: 7 priority levels are selectable • 9 external interrupts: 7 priority levels are selectable (among 4 interrupts are selectable edge mode) (16) Input/output ports: 31 pins (at External 16-bit data bus memory) (17) Standby function Three HALT modes: IDLE2 (Programmable), IDLE1 and STOP (18) DRAM controller • 2CAS mode (19) Voltage compare circuit: 3 channels (20) Triple-clock controller • Clock doubler (DFM) circuit is inside • Clock gear function: Select a high-frequency clock fc/1 to fc/16 • Slow mode (fs = 32.768 kHz) (21) Operating voltage • VCC = 2.7 V to 3.6 V (fc max = 27 MHz) • VCC = 1.8 V to 3.6 V ( fc max = 10 MHz).

  5. BLOCK DIAGRAM:

  6. MEMORY MAP

  7. 8-Bit Timers (TMRA) The TMP91C016 features 4 channel (TMRA0 to TMRA3) built-in 8-bit timers. (1) These timers are paired into 2 modules: TMRA01 and TMRA23. Each module consists of 2 channels and can operate in any of the following 4 operating modes. • 8-bit interval timer mode • 16-bit interval timer mode • 8-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period) • 8-bit pulse width modulation output mode (PWM: Variable duty cycle with Constant period) (2) The operation mode and timer flip-flops are controlled by 5 bytes registers SFRs (Special-function registers). Timer registers (TA0REG and TA1REG) (8-bit registers)

  8. Serial Channels 2.SIO1. 1.(SIO0) (1) TMP91C016 includes 2 serial I/O channels. THERE ARE 4 MODES OF SERIAL COMMUNICATION Mode 0: I/O interface mode Mode 0: For transmitting and receiving I/O data using the synchronizing signal SCLK for extending I/O. • UART mode Mode 1: 7-bit data Mode 2: 8-bit data Mode 3: 9-bit data In mode 1 and mode 2 a parity bit can be added. Mode 3 has a wake-up function for making the master controller start slave controllers via a serial link (A multi-controller system). (2) SIO0 channel can selected either UART mode (Asynchronous transmission) or IrDA mode (Infrared rays transmission). (3) SIO1 channel can selected either UART mode (Asynchronous transmission) or I/O interface mode (Synchronous transmission).

  9. >In UART mode Baud rate = External clock input frequency ÷ 16 It is necessary to satisfy (External clock input cycle) ≥ 4/fc • In I/O interface mode Baud rate = External clock input frequency It is necessary to satisfy (External clock input cycle) ≥ 16/fc Watchdog Timer (Runaway detection timer) : When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU. Connecting the watchdog timer output to the reset pin internally forces a reset. The watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

  10. Real Time Clock (RTC): 1) Clock function (Hour, minute, second) 2) Calendar function (Month and day, day of the week, and leap year) 3) 24 or 12-hour (AM/PM) clock function 4) ±30 second adjustment function (by software) 5) Alarm function (Alarm output) 6) Alarm interrupt generate LCD Driver Controller (LCDC): The TMP91C016 incorporates two types liquid crystal display driving circuit for controlling LCD driver LSI. (1)One circuit handles a RAM build-in type LCD driver that can store display data in the LCD driver in itself (2)Other circuit handles a shift-register type LCD driver that must serially transfer the display data to LCD driver for each display picture. ASSEMBLY: LD A, 08H INC 1, (100H) ... Increment the data at 100H. EX (mem), R RLC (mem) RRC (mem) RL (mem) RR (mem)

  11. The SFRs (Special function registers) include the I/O ports and peripheral control registers allocated to the 4-Kbyte address space from 000000H to 000FFFH. (1) I/O ports (2) I/O port control (3) Interrupt control (4) Chip select/wait control (5) Clock gear (6) DFM control (7) 8-bit timer (8) UART/SIO channel (9) DRAM controller (10) Watchdog timer (11) RTC (Real time clock) (12) Melody/alarm generator (13) MMU (14) LCD control

  12. General-purpose bank registers Four 32-bit registers (XWA, XBC, XDE, and XHL) are general-purpose registers and can be used as an accumulators and index registers. They can also be used as 16-bit registers (WA, BC, DE, and HL), in which case, the lower 16 bits of the 32- bit registers are assigned. 16-bit registers can be used as accumulators, index registers in index addressing mode, and displacement registers. They can also be used as two 8-bit general-purpose registers (W, A, B, C, D, E, H, and L) to function for example as accumulators.

More Related