1 / 8

FPGA Programming in LiCAS: ADC for Continuous Data Readout Week 8 Report

Detailed report on programming FPGA in LiCAS for ADC data readout. Progress, test function completion, data formatting, error decoding & simulation. Real data testing & diagnostics for bugs.

eileen
Download Presentation

FPGA Programming in LiCAS: ADC for Continuous Data Readout Week 8 Report

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Programming of FPGAin LiCAS ADC forContinuous Data ReadoutWeek 8 ReportFriday 22nd August 2008Jack Hickish

  2. Progress Last Week New Test Function completed Error decoding/formatting program almost completed

  3. Since then... Simulating Data Generated pattern 0,2,4,6, 0,2,4,6, ... Averaged over 4. Output: 3,3,3, ... Tested again with other averages and sampling. Conclusion: New accumulators working.

  4. Formatting Data Data written out in raw binary for speed. Decoded and reformatted into columns Including error notification and column realignment after data lost. Tested and working! Then not working! (Could be problem with FPGA software)‏

  5. Real Data Connected to LiCAS short & long amplifiers Sinusoidal (ish) background seen on short amplifier. Voltage ranges appear to be misaligned. But encouraging.

  6. Speed Test Overnight 3 channels full speed (~17MB/s)‏ At time of writing about 360GB of data should have been generated. Will try to check for errors today, but likely something will crash or catch fire from the strain.

  7. Diagnostics Bug First 3 pieces of data from an acquisition run show FIFO full. Thought it was caused by full flag flashing on reset, so built in a delay before flag checking starts. Hasn't helped (and may have broken something else)‏ To Do...

  8. The Day Ahead... • Fix error checking and/or decoder • Check speed test for errors.

More Related