1 / 1

High Speed Low Noise CCD Outputs for Backside Thinned Imagers

High Speed Low Noise CCD Outputs for Backside Thinned Imagers. Objectives Design of High Speed , +40MHz, Low Noise, <4e-, Output Amplifiers for Backside Thinned CCD Imagers Simulate device parameters using T-Spice Validate simulation through parametric analysis of test amplifiers using

efia
Download Presentation

High Speed Low Noise CCD Outputs for Backside Thinned Imagers

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. High Speed Low Noise CCD Outputs for Backside Thinned Imagers • Objectives • Design of High Speed , +40MHz, Low Noise, <4e-, Output Amplifiers for Backside Thinned CCD Imagers • Simulate device parameters using T-Spice • Validate simulation through parametric analysis of test amplifiers using HP4145 • Design, fabricate, thin actual working devices utilizing these output amplifiers. • Develop uniform wafer thinning process. Backside Thinned 4kx4k • Obstacles • Compensating for the loss of ground plane due to substrate thinning in the backside process. • Architecture issues due to the relationship between gate capacitance and conversion gain as well as electron noise. • High operational voltage limits minimizing the size of the output FET’s due to punch through. • One major obstacle is the decreased CTE due to increased speed and thinning. • Uniform mixing of wafer etchant. Multiple Test Outputs for Spice Simulation and Parametric Analysis Single Stage Amplifier On-Chip Layout Two Stage Amplifier On-Chip Layout Three Stage Amplifier On-Chip Layout Proposed Sensor Highlights For Further Information: Contact Richard Nelson E-Mail: rnelson@uci.edu Phone: 949-824-4107

More Related