1 / 4

AXI4 DMA

The AXI4 Direct Memory Access (AXI4 DMA) IP provides high-bandwidth direct memory access between memory and AXI4-Stream-type target peripherals. Its optional scatter-gather capabilities also offload data movement tasks from the Central Processing Unit (CPU) in processor-based systems. Initialization, status, and management registers are accessed through an AXI4-Lite slave interface. Visit us at https://www.digitalblocks.com/dma.html

digitalblocksinc09
Download Presentation

AXI4 DMA

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. AXI4DMA

  2. AboutUS Digital Blocks adheres to industry standard processes as well as internally developed processes that guide our IP Core market definition, documentation, RTL micro-architecture design, Verilog / VHDL RTL design, and verification activities, which include linting, clock domain crossing analysis, and comprehensive simulation with results checking.

  3. AXI4DMA The AXI4 Direct Memory Access (AXI4 DMA) IP provides high- bandwidth direct memory access between memory and AXI4- Stream-type target peripherals. Its optional scatter gather capabilities also offload data movement tasks from the Central Processing Unit (CPU) in processor based systems. Initialization, status, and management registers are accessed through an AXI4-Lite slave interface.

  4. ContactUs Tel : +1-201-251-1281 Email : info@digitalblocks.com Visit us : www.digitalblocks.com

More Related