EE 4345 Chapter 6. Derek Johnson Michael Hasni Rex Reeves Michael Custer. Capacitors in IC design. Coupling AC Signals Constructing timing networks Constructing phase shift networks Feedback loop compensation. Semiconductors use:. Parallel Plate Capacitor.
Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.
er -dielectric constant
A – Area of electrode [µm2]
t – thickness of the dielectric
Break covalent bonds
Cause avalanche multiplication in resulting carriers
Leads to damage in dielectric molecular Structure
Eventually shorts the capacitor
Wo≈ 3.1011 sqrt(1/N) [Å]
Wo - Depletion region width
Parasitics are normally from the top and bottom plate to ac ground which is typically the substrate.
Top Plate parasitic is 0.01 to 0.001 of Cdesired
Bottom Plate parasitic is 0.05 to 0.2 Cdesired
MOS or Gate Oxide Capacitor