1 / 6

DSP Design Flow with Xilinx FPGAs

Learn the various DSP design flows using Xilinx FPGA technologies. Cover FPGA capabilities, parallelism, digital filtering, hardware-in-the-loop simulations, and more. Master the Xilinx System Generator for DSP. Advance your skills and boost productivity.

devin-parks
Download Presentation

DSP Design Flow with Xilinx FPGAs

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Course Agenda DSP Design Flow

  2. Objectives After completing this course, you will be able to: • Describe the different design flows for implementing DSP functions, with a large focus on the System Generator • Understand the Xilinx FPGA capabilities and know how to implement a design from algorithm concept to hardware simulation • Perform Hardware in the Loop and HDL co-simulations and improve productivity

  3. Day 1 • Introduction • Power of Parallelism • Platform FPGA Virtex-II/ Virtex-II Pro Series • Spartan-3 Architecture • DSP Design Flows in FPGA • Using VHDL • Using the Xilinx CORE Generator • Using the Xilinx System Generator for DSP • Hardware in the Loop Accelerated Verification

  4. Day 2 • Digital Filtering • Digital Filtering Blocks • Use the FDA Tool in Conjunction with the Xilinx Blockset • HDL Co-Simulation • Concept • Supporting Blocks • Co-Simulation Procedure

  5. Day 2 • Looking Under the Hood • Quantization and Overflow • Hardware Cost • Data Path Management • Controlling the System • Control Mechanism • Control Blocks • Multi-rate Systems • Sample Rates • Sample Rate Changing Blocks • Hardware Realization of Sample Rate Changing Blocks

  6. Bonus Material • Advanced Features • Multiple FPGAs • Multiple System Generator versions • PicoBlaze microcontroller • User IP Library • Parametric Design Techniques

More Related