1 / 17

Class-D Garage Band Amplifier

Class-D Garage Band Amplifier. Team: Aaron Danielson, Robert Mann, Randall Newcomb, Scott Russell Sponsor: Nigel Thompson. Overview. The Purpose of the Class-D Garage Band Amplifier Requirements and Stretch Goals System Concept System Block Diagram Sampling and Bitrate Constraints

boris-bush
Download Presentation

Class-D Garage Band Amplifier

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Class-D Garage Band Amplifier Team: Aaron Danielson, Robert Mann, Randall Newcomb, Scott Russell Sponsor: Nigel Thompson

  2. Overview • The Purpose of the Class-D Garage Band Amplifier • Requirements and Stretch Goals • System Concept • System Block Diagram • Sampling and Bitrate Constraints • Task Breakdown • Budget • Project Schedule

  3. Purpose • Class D Amplifier Power Efficiency • Price Point • Open Source • Customizability

  4. Requirements • An amplifier output will be driven by an FPGA • The output stage will be a PWM H-bridge amplifier • High quality audio • Low cost • High efficiency • Analog Input • Output of more than 100W • 4-Layer PCB • …

  5. Stretch Goals • An enclosure will be constructed to house the amplifier, FPGA and speaker • An alternate amplifier will be implemented • Digital Input Stretch Goal Required PWM Analog In Digital In PSU PSU

  6. System Concept Pre-Filter Images from Google Image

  7. System Block Diagram - FPGA

  8. System Block Diagram - Output

  9. Description of Major Tasks • Design a Top Level Testbench • Contains all the modules for testing that will be synthesized onto the FPGA. • Instantiate PacoblazeuP and write necessary assembly in test environment to reduce synthesize time later. • Digital Signal Processor • Design 2 filters – one each for bass & treble. • Interface with state machine to allow user to adjust settings. • Hardware State Machine • Implement a menu system to control all the systems. • Integrate the uP communication with the state machine for user feedback through the LCD and buttons • Amplifier • Produce a breakout board for inintial testing • Layout custom PCB • Implement final design and test the output stage • Speaker Enclosure • Build the enclosure • Design bandpass filters for the selected speaker

  10. Bitrate & Sample Rate Comparison – CD Quality

  11. Bitrate & Sample Rate Comparison – Low Sample Rate

  12. Bitrate & Sample Rate Comparison – Low Bit Depth

  13. Bitrate & Sample Rate Comparison – A Good Compromise

  14. Budget

  15. Budget

  16. Project Schedule

  17. Conclusion

More Related