Download
iram vision n.
Skip this Video
Loading SlideShow in 5 Seconds..
IRAM Vision PowerPoint Presentation
Download Presentation
IRAM Vision

IRAM Vision

1 Views Download Presentation
Download Presentation

IRAM Vision

- - - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript

  1. I/O I/O D R A M I/O I/O f a b D R A M D R A M IRAM Vision L o g i c f a b Proc B u s $ $ Microprocessor & DRAM on a single chip: • on-chip memory latency 5-10X, bandwidth 50-100X • improve energy efficiency 2X-4X (no off-chip bus) • serial I/O 5-10X v. buses • smaller board area/volume • adjustable memory size/width L2$ Bus Bus Proc Bus

  2. VIRAM-1 Specs/Goals Technology 0.18-0.20 micron, 5-6 metal layers, fast xtor Memory 16-32 MB Die size ≈ 250-300 mm2 Vector pipes/lanes 4 64-bit (or 8 32-bit or 16 16-bit) TargetLow PowerHigh Performance Serial I/O 4 lines @ 1 Gbit/s 8 lines @ 2 Gbit/s Poweruniversity ≈2 w @ 1-1.5 volt logic ≈10 w @ 1.5-2 volt logic Clockunivers. 200scalar/200vector MHz 300sc/300vector MHz Perfuniversity 1.6 GFLOPS64-6 GOPS16 2.4 GFLOPS64-10 GOPS16 Powerindustry ≈1 w @ 1-1.5 volt logic ≈10 w @ 1.5-2 volt logic Clockindustry 400scalar/400vector MHz 600s/600v MHz Perfindustry 3.2 GFLOPS64-12 GOPS16 4 GFLOPS64-16 GOPS16

  3. IRAM Update • 2 test chips: serial lines (MOSIS) + Embedded DRAM/Crossbar (LG Semicon) • Simulator/Architecture Manual Completed • Initial Vector Compiler (“VIC”) Completed • Partner for scalar processor (Sandcraft/MIPS) • LG delays, prospects => stick to plan to re-evaluate options for IRAM prototype • Foundary: TSMC, UMC • DRAM companies: IBM, Micron, NEC, Toshiba • Applications: FFT, segmentation, ...

  4. 1 IRAM/DRAM + crossbar switch + fast serial link v. conventional SMP Move function to data v. data to CPU I/O I/O cross bar I R A M I R A M I R A M I R A M IRAM App: ISTORE (“Intelligent Storage”) Proc B u s Conventional CPU $ $ L2$ Bus Bus …

  5. 1 IRAM/disk + xbar+ fast serial link v. conventional SMP, cluster Network latency = f(SW overhead), not link distance Move function to data v. data to CPU (scan, sort, join,...) Cost/performace, more scalable cross bar cross bar IRAM IRAM IRAM IRAM IRAM IRAM IRAM IRAM Another Vision of ISTORE CPU/Memory cross bar … … … … … … … … …

  6. ISTORE Update • Build prototypes to gain experience, develop software before IRAM chips arrive • Replace with IRAM chips once available • ISTORE-0: 2 Sandcraft Development boards + Fast Ethernet + Real-time OS (VxWorks/QNX) • ISTORE-1: “Intelligent SIMM” module based on Mitsubishi M32RXD (DRAM interface+CPU)

  7. IRAM/ISTORE Schedule IRAM ISTORE/OS Compiler

  8. 1998 IRAM/ISTORE • Presentations • MicroDesign Resources Dinner Meeting, 1/8/98 • Embedded Memory Workshop, Japan, 3/15/98 • Stanford Computer Science Colloquim, 5/6/98 • University of Virginia Distinguished Lecture, 5/19/98 • SIGMOD98 Keynote Address, 6/3/98 • Articles • “New Processor Paradigm: V-IRAM”, Microprocessor Report, 3/9/98, 17-19. • “A perfect match.” New Scientist, 4/18/98, 36-39. • "Professor's Idea for Speedy Chip Could Be More Than Academic ," Wall Street Journal, 8/28/98, B1, B4.