ethernet driven control and data acquisition scheme for the timepix based tpc readout n.
Download
Skip this Video
Loading SlideShow in 5 Seconds..
Ethernet-driven control and data acquisition scheme for the Timepix -based TPC readout PowerPoint Presentation
Download Presentation
Ethernet-driven control and data acquisition scheme for the Timepix -based TPC readout

Loading in 2 Seconds...

play fullscreen
1 / 5

Ethernet-driven control and data acquisition scheme for the Timepix -based TPC readout - PowerPoint PPT Presentation


  • 104 Views
  • Uploaded on

Ethernet-driven control and data acquisition scheme for the Timepix -based TPC readout. R. Degele , C. Kahra , U. Schäfer , M.Zamrowski Univ. Mainz. TPC readout chain. TPC to be read out by one or several pixel sensors (256*256 pixels) Timepix chip bonded on a FR4 carrier Amplifier

loader
I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
capcha
Download Presentation

PowerPoint Slideshow about 'Ethernet-driven control and data acquisition scheme for the Timepix -based TPC readout' - aretha-rivera


An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
ethernet driven control and data acquisition scheme for the timepix based tpc readout

Ethernet-driven control and data acquisition scheme for the Timepix-based TPC readout

R. Degele, C. Kahra, U. Schäfer, M.Zamrowski

Univ. Mainz

tpc readout chain
TPC readout chain

TPC to be read out by one or several pixel sensors (256*256 pixels)

  • Timepix chip bonded on a FR4 carrier
    • Amplifier
    • Discriminator
    • TDC
      • TOT
      • Common stop
    • Serialiser (LVDS link)
  • Flat cable connection (ZIF) to adapter board
    • Trigger, test pulse, voltage monitor
  • Flat cable connection to Xilinx ML506 evaluation board
    • FPGA Virtex-5 (XC5VSX50-TFFG1136)
      • Deserialiser
      • Buffer
      • Ethernet / IP packet engine (UDP)
tpc readout chain1
TPC readoutchain

TIMEPIX-

ADAPTER-

BOARD

GEM

Timepixchip

cathode

ML506

ETHERNET

Ionizingparticles

adapter board
Adapter board

Power supply

S/N

Connector toTimepix

3V

Connector toXilinx ML506

ID -NUMBER

3V, 5V

7V

2V2

TIMEPIX-CONTROL

TIMEPIX-DATA (LVDS)

DAC-OUT DIGITAL

ADC

4-Channel

24-Bit

DAC-OUT

CONTROL, CLK, ADDRESS

Voltage

Reference

2V5

TP_IN

5V

TEST_IN

Testpulse generator

control

Trigger

RJ45

(TLU)

TRIGGER, BUSY, RESET, DATA CLOCK

timepix
Timepix

10µm

20µm

55µm

Pixel cell