the 8051 microcontroller n.
Skip this Video
Loading SlideShow in 5 Seconds..
The 8051 Microcontroller PowerPoint Presentation
Download Presentation
The 8051 Microcontroller

Loading in 2 Seconds...

play fullscreen
1 / 29

The 8051 Microcontroller - PowerPoint PPT Presentation

  • Updated on

The 8051 Microcontroller. Chapter 6 INTERRUPTS. Interrupt is the occurrence of a condition an event that causes a temporary suspension of a program while the condition is a serviced by another program An interrupt-driven system gives illusion of doing many things simultaneosly

I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
Download Presentation

The 8051 Microcontroller

An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.

- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
the 8051 microcontroller

The 8051 Microcontroller

Chapter 6


Interrupt is the occurrence of a condition an event that causes a temporary suspension of a program while the condition is a serviced by another program
  • An interrupt-driven system gives illusion of doing many things simultaneosly
  • The CPU can execute only one instruction at a time
  • The program that deals with an interrupt is Interrupt Service routine ISR
Base-level ( foreground )
  • Interrupt level ( background )
interrupt organization
Interrupt organization
  • On the 8051, 5 interrupt sources, two external, two timer and a serial port interrupt
  • The 8052 adds a sixth interrupt source form the extra timer
Each of the interrupt sources is individually enabled or disabled through the bit-addressable register Interrupt Enable IE
  • Global enable/disable bit to enable/disable all interrupts
interrupt priority
Interrupt priority
  • Each interrupt source is individually programmed to one of two priority levels through the bit-addressable special function register Interrupt Priority IP at address 0B8H
  • IP is cleared after a system reset to place all interrupts at the lower priority level by default
polling sequence
Polling sequence
  • If two interrupts of the same priority occur simultaneosly, a fixed polling sequence determines which is serviced first
  • The polling sequence is external 0, Timer 0, external 1, Timer 1, serial port, Timer 2
processing interrupts
Processing interrupts
  • When an interrupt occurs and is accepted by the CPU, the main program is interrapted, then:
  • The cuurent instruction completes execution
  • The PC is saved on the stack
  • The current interrupt status is saved internally
  • Interrupts are blocked at the level of the interrupt
  • The PC is loaded with the vector address of the ISR
  • The ISR executes
interrupt vectors
Interrupt Vectors
  • When the interrupt is accepted , the value loaded into the PC is called interrupt vector
  • It is the address of the start of the ISR for the interrupting source
  • The system reset vector RST is at address 0000H
program design using interrupts
Program design using interrupts
  • The first instruction jumps to address 0030H, just the above the vector locations where the ISRs begins
  • The main program begins at address 0030H
small interrupt service routines
Small interrupt Service Routines
  • Interrupt service routines must begin near the bottom of code memory at the addresses shown in table 6-4
large interrupt service routines
Large Interrupt Service Routines
  • If the ISR is longer than 8 bytes, in may be necessary to move it elsewhere in code memory
  • Tipically the ISR begins with a jump to another area of code memory where the ISR can strech out
serial port interrupts
Serial Port Interrupts
  • Serial Port occurs when either the T1 or R1 is set
  • The flag is not cleared by hardware when the COU vectors to the interrupt, because there are two sources for interrupt T1 or R1
  • The source of the interrupt must be determined in the ISR and interrupting flag cleared by software
external interrupts
External Interrupts
  • External interrupts occur as a result of a low-level or negative edge on the INT0 or INT1 pin on the 8051 IC
interrupt timings
Interrupt Timings
  • Interrupts are sampled and latched on S5P2 of each machine cycle, it is accepted if :
  • a) no other interrupt of equal or higher priority is in progress
  • b) the polling cycle is the last cycle in an instruction
  • c) the cuurent instruction is not a RET1 or any access to IE or IP
The stipulation that the cuurent instruction is not R1 ensures that at least one instrucion executes after each interrupt service routine
  • Interrupt latency
  • Users can develop self-contained interrupt applications
  • The object can be burned into EPROM and installed in the target system at code address 0000h, when the system is powered on or reset the application begins execution without program for loading and starting the application