Loading in 2 Seconds...
Loading in 2 Seconds...
AMS02 TIM CAB Project Status JSC, January 2007 Prepared by H. Cuesta / G. Muñoz
Table of Content 1.- Cryomagnet Current Source • CCS Electrical Tests • CCS Thermal Tests 2.- CSP System • Current Lead Detector Module 3.- Valve Electronics Status • PS module • CSP PWR DRV module • CSP TM/TC 4.- CAB Schedule
1.- CCS System • Activities of the CCS Current Source • CCS Current Source tested in Thermal Vacuum Chamber at CRISA facilities • CCS Set-up preparation during Weeks 48 and 49 of 2006 • Electrical and Thermal Tests of CCS Current Source performed before Christmas.
1.- CCS System(CCS Vacuum and Thermal Tests) CCS Electrical Test Campaign (Crisa facilities) • CCS electrical design verified at different temperatures and in Vacuum. • CCS Functionality in Vacuum conditions Good Performances of Voltage, Power and Current control loops of the current source • CCS Current Source operating in Ramp-up Sequence and Steady State • Active Load used for CCS electrical Tests • CCS operating in Short-Circuit conditions simulating Persistent Switch closed • Measured values of the CCS power dissipation similar to the typical values of the calculated power budget of the CCS.
1.- CCS System(CCS Vacuum and Thermal Tests) CCS Vacuum and Thermal Test Campaign (Crisa facilities) • CCS Thermal Design Validation as main objective • Hottest temperature Monitoring during Ramp-up sequence and Steady State • Additional Thermocouples included to monitor the hottest points of CCS • CCS Thermal Test Report, including description of the Thermal Model used and the correlation with CAB detailed Thermal Model, is under preparation. It will be distributed to TWG for review.
1.- CCS System(CCS Pending Actions) • Protections at CCS board level • OC Protection Circuitry of the of the SR Power Supply of the 28V Interpoint CV modules • Update the UV protection values at 109V instead of 95V • Current Limitation at 95A for each CCS converter board • Add TVS at the input stage of the SC SW Protection circuitry Design, Manufacturing and Tests foreseen between Jan_07 and Apr_07 • Protections at the CCS output • Crisa has assessed the need of adding TVS “Transient Voltage Suppressors” at CCS output • To foresee Transient voltages when opening the Persistent Switch at the end of Ramp up sequence or opening the SC SW in case of aborting the Ramp up sequence during a power loss • Objective: To protect the Mosfet of the SC SW during the Ramp up sequence • Electrical design is available • Physical design is on going • Calibration Procedure of the CCS Current Shunt (200)
2.- CSP system(CSP_CL_DET Board & CSP_DET_CV Board) Detection Function of the CL Voltages and Temperatures New threshold values for CL voltages and temperatures defined by SCL WARNING LEVEL (the user has time to discharge the magnet manually) • Current lead cold side: 15 mV (instead of 80mV) • Current lead warm side: 75 mV (instead of 80mV) • Current lead temperature: 155 K (instead of 250K) ALARM LEVEL (triggers a quench autonomously) • Current lead cold side: 45 mV (instead of 100mV) • Current lead warm side: 110 mV (instead of 100mV)
3.- Valve Electronics Status CCSC Power Switches module Electrical definition • Pressure and Vacuum sensors • Valve Configuration • Valve Control and Timing • Valve Power & Monitoring • External I/F • Block Diagrams of the valve control architecture • Preliminary Schematics • On going Tasks (Electrical Design Revision, WCA, PSA) in Dec06 and Jan07 • PCB Physical design foreseen in Jan/Feb 2007 • PCB Manufacturing in Feb/March 2007 • Board Population in March 2007 • CCSC Power Switches board Tests in April 2007
3.- Valve Electronics Status • CSP Power Drivers module • CSP TM/TC module • Electrical definition • Valve Configuration (Control, Timing, Power and Monitoring) • External I/F for the valves • Block Diagrams of the valve control architecture • Preliminary Schematics • RDS and AQS sequences updated • Update of the FPGA_CSP technical Specification in Dec06/Jan07 • Power control of the CD & CL TMP heaters CSP PWR DRV module • Design of the FPGA_CSP foreseen for Feb/March 2007 • Pending Tasks (Electrical Design Revision, WCA, PSA) in Jan 2007 • PCB Physical design foreseen in Feb 2007 • PCB Manufacturing in Mar 2007 • Board Population in Apr 2007 • CSP board Tests in May 2007
4.- CAB Schedule • The current schedule provides the following delivery dates • CAB EM pending boards To be finished May 2007 • CAB EM model: 31 July 2007 • CAB EM model Integration Tests at Culham, from 17th Sep 2007 (TBC) • CAB Flight model: 20th May 2008