1 / 15

Presented by: Reshef Schreiber Itay Leibovitz

Serial Communication Daughter Board for the DSP C6711 Evaluation Board Critical Design Review. Presented by: Reshef Schreiber Itay Leibovitz. Instructed by: Eran Segev. Board Objectives.

vicki
Download Presentation

Presented by: Reshef Schreiber Itay Leibovitz

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Serial Communication Daughter Board for the DSP C6711 Evaluation Board Critical Design Review Presented by: Reshef Schreiber Itay Leibovitz Instructed by: Eran Segev

  2. Board Objectives • The Serial Communication Board (SCB) enables the DSP developer to interface to the commercial DSP evaluation board using common serial channels: • RS 232 • USB • McBSP channels • The SCB expand the I/O capabilities of the evaluation board • The SCB interfaces mechanically and electrically to the External Memory Interface (EMIF) connectors of the evaluation board

  3. DSP Evaluation Board

  4. SCB Interfaces SCB Power 3.3 V Channel A RS-232 Channel B External Memory Interface (EMIF) Channel A USB Channel B McBSP Signals Channel A Channel B McBSP Interrupts

  5. Part List • FPGA: • ALTERA FLEX10k: EPF10K30ATC 144-pin • ALTERA EPC2 • RS232: • DUART: EXAR ST16C2552CJ44 • Transceivers: 2 MAXIM-IC MAX3241 • 1.8432 MHz Crystal • 2 RS232 9-pin male connectors • USB: • 2 cypress SL811HS • 2 USB Connectors Type A • 2 48MHz Crystals

  6. Implementation • The DSP will approach the USB and RS232 according to specific external address. • All signals (address, data, control) will go through the FPGA. • The FPGA will produce read/write cycles for each block, and handle interrupts.

  7. SCB block diagram RS232 Channel A Channel B Evaluation Board Interface (FPGA) External Memory Interface (EMIF) USB Channel A Local Bus Channel B Interrupts McBSP Channel A Channel B

  8. FPGA block diagram EMIF to Local Bridge EMIF Local Bus Reset Function DUART Reset Reset USB1 Reset USB2 Reset Interrupt 1 Interrupt Controller DUART Interrupt 1 Interrupt 2 DUART Interrupt 2 Interrupt 3 USB1 Interrupt Interrupt 4 USB2 Interrupt

  9. RS - 232 DUART Bus Transceiver Local Bus Bus Transceiver

  10. USB Interface Local Bus

  11. Power Consumption • The DSP can supply 1A to the daughtercard • The SCB power consumption: • USB: 25mA (Max) • DUART: 1.2mA (Max) • MAX3241: 1mA (Max) • ALTERA: 100mA (at 20MHz) • Total: ~250mA (with 50% overhead)

  12. Schedule • Next 2 weeks: Final schematics • Till mid February: Editing card + VHDL • Start debugging

  13. Top Level Schematics

  14. RS-232 Schematics

  15. USB Schematics

More Related