'Power io cells' presentation slideshows

Package-Chip Co-Design

Prof. Lei He Electrical Engineering Department, UCLA LHE@ee.ucla.edu http://eda.ee.ucla.edu. Package-Chip Co-Design. Outline. Overview of Chip Package Co-design IO planning and placement Power integrity in package Reading: package tutorial at ee201c wiki. Wire-bond vs Flip-chip.

854 views • 58 slides