'Energy savings simulated' presentation slideshows

Saad Arrabi , Yousef Shakhsheer, Sudhanshu Khanna, Kyle Craig, John Lach , Benton Calhoun

Power. Performance. V DDH V DDM V DDL. V DDH. High V T. V SUBVT. +. +. +. +. +. ModelSim Output . Processor Model. Sub-threshold PDVS data path. Single-V DD data path. V DDH . Test benches (Synthesizable VHDL ). e.g. Multi-V DD data path. VHDL. PDVS data path.

173 views • 1 slides