'Additional registers' presentation slideshows

Book's Definition of Performance

Book's Definition of Performance. For some program running on machine X, Performance X = 1 / Execution time X "X is n times faster than Y" Performance X / Performance Y = n Problem: machine A runs a program in 20 seconds machine B runs the same program in 25 seconds. Example.

830 views • 72 slides

Lecture 11 Multithreaded Architectures

Lecture 11 Multithreaded Architectures. Graduate Computer Architecture Fall 2005 Shih-Hao Hung Dept. of Computer Science and Information Engineering National Taiwan University. Concept. Data Access Latency Cache misses (L1, L2) Memory latency (remote, local) Often unpredictable

359 views • 28 slides

THE SPARC ARCHITECTURE:

THE SPARC ARCHITECTURE:. THE SUPERSPARC MICROPROCESSOR. Presented By OZAN AKTAN ozan.aktan@boun.edu.tr. THE OUTLINE. INTRODUCTION THE SPARC PROCESSOR The Modules Integer Unit (IU) The Register Window Concept Floating Point Unit (FPU) Coprocessor Instructions Traps

519 views • 28 slides

The Pentium 4 CPSC 321

549 views • 27 slides