1 / 6

Video Signal Processing

Video Signal Processing. Current status Algorithm Improved shot-noise detection with up to 17% Implications  Manages mechanical damages better  Reduces artefacts from block- or frame loss  One paper published Algorithm refinement and its implication on implementation cost

rickyscott
Download Presentation

Video Signal Processing

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Video Signal Processing Current status • Algorithm • Improved shot-noise detection with up to 17% • Implications  Manages mechanical damages better  Reduces artefacts from block- or frame loss  One paper published • Algorithm refinement and its implication on implementation cost • Same performance @ no cost in terms of area and timing for ASIC impl. • Manages real times performance for FPGA-technology • Same implementation costs for both algorithms. • One paper published Departement of Information Technology Electronics Group

  2. Rapid Hardware Prototyping for Video Signal Processing Håkan Norell Departement of Information Technology Electronics Group

  3. Outline • Video Signal Processing • Real-Time SW • Real-Time HW • Conclusions Departement of Information Technology Electronics Group

  4. Real-time SW • Original algorithm implemented in SW • Aim – Real time performance, Student project. • Results • It is possible to reach real-time performance • Uses MMX technology • Requirements PIII-800 with high-speed disk array • Several benchmark movies and real-world examples has been processed • Environment with I/O interfaces has been developed • Paper in pipeline • Future work • Use the existing model to further refine the algorithm Departement of Information Technology Electronics Group

  5. Real-Time HW • Pre-study of requirements for rapid HW prototyping • Masterthesis • One paper published • Development of low level modules • Physical memory controller interface • Handling of PCI-bus communication • Onboard memory capacity are limited • Need for larger memory • Memory modelling • Benny Thörnberg Departement of Information Technology Electronics Group

  6. Conclusions • Up and running • 3 papers published • Real simulated movies are available • Future directions are visible • Plans to build a Video-Processing Lab Departement of Information Technology Electronics Group

More Related