1 / 13

News about SPECS system

News about SPECS system. SPECS system SPECS-SLAVE chip SPECS-SLAVE mezzanine board Ground isolation Development schedule. Firmware version 2.0. PCI SPECS Master board. SPECS or JTAG LVDS bus. LVDS drivers. 4 SPECS Masters + 1 SPECS Slave APEX 20K200E

rehan
Download Presentation

News about SPECS system

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. News about SPECS system SPECS system SPECS-SLAVE chip SPECS-SLAVE mezzanine board Ground isolation Development schedule

  2. Firmware version 2.0 PCI SPECS Master board SPECS or JTAG LVDS bus LVDS drivers 4 SPECS Masters + 1 SPECS Slave APEX 20K200E PQFP 240 RJ45 LVDS drivers SPECS or I2C LVDS bus RJ45 SPECS bus PLX local bus SPECS LVDS bus LVDS drivers PCI target interface PLX 9030 PQFP 176 RJ45 SPECS LVDS bus LVDS drivers RJ45 PCI bus PCI connector PC mother board PCI SPECS Master Board

  3. SPECS new implementation Differential to TTL MS_SDA SPECS master PCI board SPECS bus (4 diff pairs) MS_SCL RJ 45 (up to 100m) SM_SDA SM_SCL Differential to TTL MS_SDA SPECS slave Mezzanine board MS_SCL RJ 45 SM_SDA SM_SCL

  4. On detector I2C implementation DS92LV010A vcc OC SCL On detector chips SPECS slave Mezzanine board SDA On detector Remote board Detector board

  5. SPECS-SLAVE chip

  6. Architecture of SPECS slave FPGA

  7. SPECS slave chip pinout 1

  8. SPECS slave chip pinout 2

  9. SPECS slave mezzanine board

  10. Functionalities of the mezzanine ·8 switches will be available to fix the SPECS slave address and 4 for the broadcast group address (one by type of board for instance). ·One PROM will allow the ECS system to get information about the concerned front-end element. It will be mounted on a socket. ·8 software programmable I2C/JTAG differential outputs. Each of them can individually be dedicated to one type of bus. ·One local I2C bus and one local JTAG bus. ·One parallel bus. ·One decoder for the channel B of the TTCrx will be implemented within the SPECS slave chip. It will decode the necessary functions (currently L0 counter reset and Test pulse). Others ? ·One 32-bit static register to control the local environment (would 16 be enough ? ). We are looking at the possibility to put an 8 bit ADC on this board, for slow measurements like temperature, etc ... The problem is actually to find a sufficiently rad-hard one …

  11. SPECS slave mezzanine board implentation

  12. Ground isolation implementation proposal Top of detector Baracks 100m Point to point Clock distribution Optional insulation crate Specs Optical link ? slave 21 boards Crate "Controller"

  13. Schedule for the SPECS system February March April May June July Firmware version 2.0 Beta PCI Master board vesrsion 1 Firmware version 2.0 Windows Software PCI Master board version 2 Linux Software Version 2.1 Documentation SPECS-Slave mezzanine board

More Related