1 / 5

Module 5 : Component Libraries

Module 5. Paolo PRINETTO Politecnico di Torino (Italy) University of Illinois at Chicago, IL (USA) Paolo.Prinetto@polito.it Prinetto@uic.edu www.testgroup.polito.it. Module 5 : Component Libraries. Goal.

najwa
Download Presentation

Module 5 : Component Libraries

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Module 5 Paolo PRINETTO Politecnico di Torino (Italy)University of Illinois at Chicago, IL (USA) Paolo.Prinetto@polito.it Prinetto@uic.edu www.testgroup.polito.it Module 5 :Component Libraries

  2. Goal • This module presents a collection of components libraries, including both logic level and RT levelelementary blocks • It also provides the possibility of downloading a set of VHDL libraries, developed and tested at Politecnico di Torino.

  3. Structure • This module includes the following 3 lectures: • 5.1 RT level combinational blocks • 5.2 Logic level elementary sequential blocks • 5.3 RT level sequential blocks.

  4. Libraries • The module provides the possibility of downloading (as .zip files) the following libraries of VHDL components: • L 05-01 - Logic level elementary blocks • L 05-02 - RT level combinational blocks • L 05-03 - RT level sequential blocks • L 05-04 - Test benches.

More Related