1 / 5

SDD LVPS (1)

AMBRA PASCAL. Hybrid. Twisted pair power lines: - 4 pairs for PASCAL chips - 3 pairs for AMBRA chips - 1 pair for CARLOS, GOL, TTCrx Common shield Grounding near the detector. End-ladder boards: LV rad-hard regulators for PASCAL (each hybrid) for AMBRA (each hybrid)

fairly
Download Presentation

SDD LVPS (1)

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. AMBRAPASCAL Hybrid • Twisted pair power lines: • - 4 pairs for PASCAL chips • - 3 pairs for AMBRA chips • - 1 pair for CARLOS, GOL, TTCrx • Common shield • Grounding near the detector • End-ladder boards: • LV rad-hard regulators • for PASCAL (each hybrid) • for AMBRA (each hybrid) • for CARLOS and GOL • for TTCrx SDD LVPS (1) Layer 4: 22 ladders with 8 detectors Layer 3: 14 ladders with 6 detectors General system configuration Section 1 Section 2 F. Tosello – June 26, 2001

  2. SDD LVPS (2) Power required at the half-ladder (for layer 4) PASCAL chips :10.1 W (average), 20.1 W (peak, duty cycle 10%) AMBRA chips : 5.1 W (average), 15.2 W (peak, duty cycle 10%) end-ladder chips : 6.3 W (average) Total : 21.5 W (average), 41.7 W (peak, duty cycle 10%) Voltage & current per LVPS section (for layer 4) All chips but TTCrx require 2.5 V, TTCrx needs 3.3 V Rad-hard voltage regulator drop : assumed = 1 V PASCAL chips : 3.0 A (average), 5.8 A (peak, duty cycle 10%) AMBRA chips : 1.5 A (average), 4.4 A (peak, duty cycle 10%) end-ladder chips : 1.5 A (average) Max deliverable power per LVPS section: 52.5 W Power module efficiency : 75 % F. Tosello – June 26, 2001

  3. SDD LVPS (3) Power cable & cross sections Every power supply line: 1-4 twisted-pairs (Jmax 3 A/ mm2) return lines grounded near the end-ladder with a low resistance The pairs supplying an end ladder have a common shield, grounded near the end-ladder each conductor is currently proposed to be AWG20 (0.5 mm2), 8 pairs / end-ladder are needed (e.g. 04.21.52.130.6, Ø EXT.=13.5mm) Power dissipation on cables (both conductors) / end-ladder for the PASCAL chip lines (4 pairs) : 0.31 W/m for the AMBRA chip lines (3 pairs) : 0.24 W/m for the end-ladder chip lines (1 pair) : 0.08 W/m Sense cables 3 small cross-section twisted-pairs / end-ladder F. Tosello – June 26, 2001

  4. SDD LVPS (4) Rack space required for power supplies 5 crates: chassis Europa 6U + 2U fans (CERN soecs. N.385) Total of 36 modules,8 modules per crate Special requirements on PS inputs Mains: 1200 VA per crate Communications: CAN and RS232 Contacts/developments under way Development & production by Czech company AREM PRO (http://hp.ujf.cas.cz/alice/lvps/lvps.html) General features of the controls set & read : voltages, high and low current limits, currents, temperatures; switch on/off Possibilities: CAN and RS232, expectation: OPC server for TCP/IP F. Tosello – June 26, 2001

  5. SDD LVPS (5) Test results (http://hp.ujf.cas.cz/alice/lvps/tests.html) Long term (3 months) test with dummy loads: stable operation at max loads Ripple in specs: 4 mV-pp @ VLOAD = 4V ILOAD 2.76 A Test with OLA chips in Torino: good floating characteristics Test on beam with prototypes of the final FEE ongoing at PS in these days F. Tosello – June 26, 2001

More Related