1 / 20

:: Milestone 4 2-D Discrete Cosine Transform

:: Milestone 4 2-D Discrete Cosine Transform. Group M2: Tommy Taylor Brandon Hsiung Changshi Xiao Bongkwan Kim Project Manager: Yaping Zhan. Team Paradigm. Project status. Design Proposal (Complete) Architecture Proposal (Complete) Behavioral Verilog and test bench (Done)

erich-brady
Download Presentation

:: Milestone 4 2-D Discrete Cosine Transform

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. :: Milestone 42-D Discrete Cosine Transform Group M2: Tommy Taylor Brandon Hsiung Changshi Xiao Bongkwan Kim Project Manager: Yaping Zhan M2: Team Paradigm

  2. Team Paradigm M2: Team Paradigm

  3. Project status • Design Proposal (Complete) • Architecture Proposal (Complete) • Behavioral Verilog and test bench (Done) • Size estimates/floor plan (Complete) : Structural Verilog (Done) : Revised Floor plan (Done) • Full-chip schematic (Done) • Verilog verification of full-chip schematic (almost missing 2d, have 1d) • Critical Path Estimation M2: Team Paradigm

  4. Transistor count and performance estimation : 1DDCT module : 2DDCT = 2x1DDCT + SRAM ~ 29k M2: Team Paradigm

  5. mirror adder - 28 mirror adder 16 bit - 448 accumulator - 1076 and2 - 6 bit address gen - 960 compare3 - 4 compare15 - 14 control - 616 decode 2 4 - 78 eightbitcounter - 208 ff16 - 192 flipflop - 12 fourbitcompare0 - 14 fourbitcounter - 104 p to s - 884 reg20bit - 240 shiftreg - 832 shiftreg20bit - 1200 sram sense amp - 5 statereg - 24 threebitcounter - 78 tranmission - 2 twobitcounter - 52 twobitmux2 - 28 xor2 - 8 halfadder - 14 midbuf - 1664 Transistor Numbers M2: Team Paradigm

  6. Larger Components • Control Logic (616) M2: Team Paradigm

  7. Larger Components • In buffer (4226) M2: Team Paradigm

  8. Larger Components Breakdown • Mirror Adder: (28) • 16 bit – (448), 20 bit (560) M2: Team Paradigm

  9. Larger Components • Mid Buffer (960) M2: Team Paradigm

  10. Larger Components • Bitaddress_Generator (960) M2: Team Paradigm

  11. Larger Components • Shift Register 16bit (832), 20bit (1200) M2: Team Paradigm

  12. Larger Components • Accumulator (1076) M2: Team Paradigm

  13. Larger Components • 1D Dct (14026) M2: Team Paradigm

  14. Larger Components • Parallel to Serial (884) M2: Team Paradigm

  15. Larger Components • 2d DCT (28200) M2: Team Paradigm

  16. reg reg reg reg reg reg reg reg reg reg reg reg reg reg eg reg Old layout proposal 150u 16bit 4x1 mux 16bit 1x4 demux 4bit 16x1 mux Sub Add 600u rom 16bit 2x1 mux 16bit 1x8 demux shift reg 16bit 4x1 mux 16bit 1x4 demux 4bit 16x1 mux Add rom Add Control logic M2: Team Paradigm

  17. Overall floorplan 150 1D DCT 50 500 100 16 x 64 SRAM 1D DCT 600 500 x 600 = 300,000um2 M2: Team Paradigm

  18. 16bit 4x1 mux 16bit 4x1 mux reg reg reg reg reg reg reg reg Add Add ctrl reg reg reg reg reg reg reg reg 4bit 16x1 mux 4bit 16x1 mux rom shift reg rom Add shift reg Add New Layout Proposal 200u 500u M2: Team Paradigm

  19. Overall floorplan 150 1D DCT 50 500 100 16 x 64 SRAM 1D DCT 500 500 x 600 = 300,000um2 M2: Team Paradigm

  20. ::conclusion & questions • 29k too much? • How to simulate individual parts. M2: Team Paradigm

More Related