1 / 4

I2C Slave IP

To completely off-load the I2C transfers from the CPU, the I2C slave Controller IP Cores have the Slave function from the Master/Slave releases, with parameterized FIFO, I2C Slave Control Unit, and Interrupt Controller. A reduced VLSI footprint is provided by the I2C Slave Controller IP. To know more visit us at https://www.digitalblocks.com/i2c-ip-core-reference-design/

Download Presentation

I2C Slave IP

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. I2C Slave IP

  2. About Us:- Digital Blocks adheres to industry standard processes as well as internally developed processes that guide our IP Core market definition, documentation, RTL micro- architecture design, Verilog / VHDL RTL design, and verification activities, which include linting, clock domain crossing analysis, and comprehensive simulation with results checking.

  3. I2C Slave IP To completely off-load the I2C transfers from the CPU, the I2C slave Controller IP Cores have the Slave function from the Master/Slave releases, with parameterized FIFO, I2C Slave Control Unit, and Interrupt Controller. A reduced VLSI footprint is provided by the I2C Slave Controller IP.

  4. Digital Blocks, Inc. PO Box 192, 587 Rock Rd Glen Rock, NJ 07452 USA 201-251-1281 info@digitalblocks.com https://www.digitalblocks.com/

More Related