1 / 107

Memorijski sistem

Memorijski sistem. Processor. Input. Control. Memory. Datapath. Output. The Big Picture. Since 1946 all computers have had 5 components. Tipovi memorija. Hijerarhijska organi z acija memorije. Levels in Memory Hierarchy. Processor-DRAM Gap.

daisy
Download Presentation

Memorijski sistem

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Memorijski sistem

  2. Processor Input Control Memory Datapath Output The Big Picture • Since 1946 all computers have had 5 components

  3. Tipovi memorija

  4. Hijerarhijska organizacija memorije

  5. Levelsin Memory Hierarchy

  6. Processor-DRAM Gap • Microprocessor performance improved 55% per year since 1987, and 35% per year until 1986 • Memory technology improvements aim primarily • at increasing DRAM capacity not DRAM speed

  7. Relative processor/memory speed

  8. Relative processor/memory speed

  9. Volatile vs non Volatile Types of Memories

  10. Percentage of Usage

  11. Typical Applications of DRAM

  12. DRAM Evolution Trends in DRAM main memory.

  13. Magnetic RAM as Universal Memory MRAM can replace many ofthers types of memory including SRAM, DRAM, ROM, EEPROM, Flash EEPROM, and feroelectric RAM (FRAM) . Prediction are crystalline structures that users grow on silicon.

  14. Veliki kraj u odnosu na mali kraj

  15. Konverzija BE u LE

  16. Prezentacija u BE i LE

  17. Tipovi poluprovodničkih memorija

  18. Struktura memorijskog čipa

  19. Pipelined and Interleaved Memory

  20. Memory Interleaving Interleaved memory is more flexible than wide-access memory in that it can handle multiple independent accesses at once.

  21. Tri načina organizacije 96-bitne memorije

  22. Povezivanje memorije kod 32-bitnih procesora

  23. Memorijska adresa i memorijska mapa

  24. Primer 1: Povezivanja memorije kod 32-bitnog procesora

  25. Primer 1: Memorijska mapa

  26. Primer 1: Realizacija dekodera adresa

  27. Primer 2: Memorijska mapa i dekoder kada su M1 i M2 veličine 1 MB

  28. Primer 3: Selekcija na osnovu MS bita

  29. Preslikavanje memorijskih prostora

  30. Tipičan adresni dekoder

  31. Realizacija jedne adresne šeme

  32. Realizacija dekodiranja adresa korišćenjem komparatora

  33. Realizacija dekodera adresa korišćenjem PROM-a

  34. Struktura PLD-a

  35. ROM model sa programibilnim OR poljem

  36. PAL model sa fiksnim OR poljem

  37. PAL model sa programibilnim AND i OR poljima

  38. Izgled makroćelije

  39. Izgled FPGA kola

  40. Izgled CPLD ćelije

  41. Tipičan način povezivanja memorije

  42. Tajming memorije

  43. Tajming ciklusa upisa u memoriju

  44. Tajming ciklusa čitanja iz memorije

  45. Struktura dinamičke memorije

  46. Dinamička memorija – logička šema

  47. Povezivanje DRAM-ova

  48. Povezivanje dinamičkih memorija

  49. Tajming kod dinamičkih memorija

  50. Povezivanje dinamičkih memorija

More Related