10 likes | 141 Views
Working on top-level VHDL module for MGTs and connected algorithms, using C++ for instantiation and mapping. Also focusing on BERT on AVAGO-MINIPOD mezzanine board following Wojciech's format algorithms for RX (SIPO) and TX (PISO).
E N D
Current MGT status Work on Top-Level-VHDL modulewithinstantiated MGTs andconnectedalgorithms C++ basedinstantiationandmappingof MGTs in development Currently also busywith BERT on AVAGO-MINIPOD mezzanineboardbased on Wojciechs format algorithms RX (SIPO) TX (PISO)