mp7 an avago minipod application n.
Download
Skip this Video
Loading SlideShow in 5 Seconds..
MP7 – An Avago MiniPOD Application PowerPoint Presentation
Download Presentation
MP7 – An Avago MiniPOD Application

Loading in 2 Seconds...

play fullscreen
1 / 14

MP7 – An Avago MiniPOD Application - PowerPoint PPT Presentation


  • 181 Views
  • Uploaded on

MP7 – An Avago MiniPOD Application. Jim Brooke, , Geoff Hall, Simon Fayer , Rob Frazier, Sarah Greenwood, Mark Grimes, Greg Iles, John Jones, Robyn Lucas, Chris Lucas, Dave Newbold , Michele Pioppi , Andy Rose , Alex Tapper. Andy Rose, Imperial. MP7.

loader
I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
capcha
Download Presentation

PowerPoint Slideshow about 'MP7 – An Avago MiniPOD Application' - trygg


An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
mp7 an avago minipod application
MP7 – An Avago MiniPOD Application

Jim Brooke, , Geoff Hall, Simon Fayer, Rob Frazier, Sarah Greenwood, Mark Grimes, Greg Iles, John Jones, Robyn Lucas, Chris Lucas, Dave Newbold, Michele Pioppi, Andy Rose, Alex Tapper

slide2

Andy Rose, Imperial

MP7
  • Full-height, double-width AMC card
  • Xilinx Virtex 7 – 1.6Tb/s of SerDeslinks
  • 6× 12-channel, >10 Gb/s
  • 72 bidirectional channels Rx & Tx = 720 Gb/s

Mini-T5-R2

AMC Card, but with Avago PPODs

Rx = 160 Gb/s

Tx = 100 Gb/s

slide3

Receivers

2v5

3v3

Andy Rose, Imperial

Transmitters

1v5

1v8

Header

FPGA

Transmitters

1v0

Receivers

slide4

A1v2

A1v0

Andy Rose, Imperial

CPLD

QDR

μSD

Clocking

QDR

USB

μC

A1v0

A1v2

Clk

mechanical prototype

Andy Rose, Imperial

Mechanical Prototype
  • No electrical connections, just surfaces and mounting-holes
test cards
Test Cards
  • Many different test structures:
  • Bend tracks with 45 degrees or curves
  • Track to weave angle
  • Capacitor void impact
  • Via impact
  • Immunity to switching power supply noise
  • Ground-Signal-Signal-Ground
  • Material impact
skew test card 0
Skew: Test Card 0

Same scope channel for both traces – No calibration error

0 degrees, 153mm stripline, Ventec VT461, 89um track, 140um gap

skew test card 2
Skew: Test Card 2

22 degrees, 153mm stripline, Nelco N4000-SI, 89um track, 140um gap

simulations
Simulations

Stressed Eye – Based on SFP+ Spec

128 bit per UI

1 million UI

8B/10B

PreEmp = 5 (100)

AMI-Dj-min = 5ps

AMI-Dj-max = 15ps

AMI-Sigma = 2.3ps rms

v ia impedance
Via impedance..
  • Via length, excluding stub < 0.4mm
  • Signal takes < 3ps to traverse via
stressed eye via inductance
Stressed Eye & Via Inductance

AMI-Dj-min = 5ps

AMI-Dj-max = 15ps

AMI-Sigma =2.3ps

128 bit per UI

1 million UI

8B/10B

PreEmp = 5 (100)

0.35mm pad,

0.15mm real drill

Diff Imp = 77

0.20mm pad,

0.11mm real drill

Diff Imp = 104

Diff Imp = 62

Not buildable!