100 likes | 109 Views
ECE 448 Lecture 14. Timing Analysis. Timing Analysis (1). Timing Analysis (2). d’ comb ij. Violation of Hold or Setup Time. Response of a Flip-Flop to Timing Violation. There exists a third and unstable point of equilibrium between the two stable states representing
E N D
ECE 448 Lecture 14 Timing Analysis ECE 448 – FPGA and ASIC Design with VHDL
Timing Analysis (1) ECE 448 – FPGA and ASIC Design with VHDL
Timing Analysis (2) d’combij ECE 448 – FPGA and ASIC Design with VHDL
Response of a Flip-Flop to Timing Violation There exists a third and unstable point of equilibrium between the two stable states representing the binary states 0 and 1 respectively.
Part of a Block Diagram Part of an ASM Chart . . . en_x en_y . . . Implemented at 100 MHz, clk input is 100 MHz Implemented at 100 MHz, clk input is 50 MHz
Part of a Block Diagram Part of an ASM Chart . . . en_x en_x2 en_x4 en_y . . . Implemented at 100 MHz, clk input is 100 MHz