1 / 7

Advanced Testing of SEU Effects in Electronic Chips

This study examines SEU effects in electronic chips through comprehensive testing setups and measurements, comparing results from different prototypes and test setups. Significant findings are detailed for analysis and comparison.

summer-barr
Download Presentation

Advanced Testing of SEU Effects in Electronic Chips

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Introduction • Restarts test on PS en Avril 2009 • Mesure PS SEU chip SEU-IBM-2008 40 Mhz avec FPGA • Mesure PS SEU chip SEU-IBM-2009 ???? • Mesure PS SEU FE-I4-Proto • Mesure analogique FE-I4-Proto au CERN janvier-avril(comparaison avec LBNL) • Mesure analogique FE-C4-Proto au CPPM • Mesures PS analogue FE-C4-Proto apres irradiations • Mesures PS SEU FE-C4-Proto 06.01.2009 A.Rozanov

  2. Details • Test set-up de Bonn – must • Test set-up de LBNL – optionel 06.01.2009 A.Rozanov

  3. Details • Test set-up de Bonn – must • Test set-up de LBNL – optionel 06.01.2009 A.Rozanov

  4. Details • Test set-up de Bonn – must • Test set-up de LBNL – optionel 06.01.2009 A.Rozanov

  5. Details • Test set-up de Bonn – must • Test set-up de LBNL – optionel 06.01.2009 A.Rozanov

  6. Details • Test set-up de Bonn – must • Test set-up de LBNL – optionel 06.01.2009 A.Rozanov

  7. Details • Test set-up de Bonn – must • Test set-up de LBNL – optionel 06.01.2009 A.Rozanov

More Related