memory organisation modes of operations n.
Download
Skip this Video
Loading SlideShow in 5 Seconds..
Memory Organisation & Modes of Operations PowerPoint Presentation
Download Presentation
Memory Organisation & Modes of Operations

Loading in 2 Seconds...

play fullscreen
1 / 50

Memory Organisation & Modes of Operations - PowerPoint PPT Presentation


  • 87 Views
  • Uploaded on

Memory Organisation & Modes of Operations. By: Prof. Mahendra B. Salunke Asst. Prof., Department of Computer Engg, SITS, Pune-41. Email: msalunke@gmail.com URL: microsig.webs.com. Contents. Device Register Map Overview User Configurable Memory Map Modes of operations.

loader
I am the owner, or an agent authorized to act on behalf of the owner, of the copyrighted work described.
capcha
Download Presentation

PowerPoint Slideshow about 'Memory Organisation & Modes of Operations' - stasia


An Image/Link below is provided (as is) to download presentation

Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author.While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server.


- - - - - - - - - - - - - - - - - - - - - - - - - - E N D - - - - - - - - - - - - - - - - - - - - - - - - - -
Presentation Transcript
memory organisation modes of operations

Memory Organisation & Modes of Operations

By:

Prof. Mahendra B. Salunke

Asst. Prof.,

Department of Computer Engg,

SITS, Pune-41

Email: msalunke@gmail.com

URL: microsig.webs.com

contents
Contents
  • Device Register Map Overview
  • User Configurable Memory Map
  • Modes of operations
modes of operations
Modes of Operations
  • The states of the MODC, MODB, and MODA pins during reset determines the mode of operation
modes of operations1
Modes of Operations
  • There are two basic types of operating modes:
    • Normal modes: Some registers and bits are protected against accidental changes.
    • Special modes: Allow greater access to protected control registers and bits for special purposes such as testing.

Note: Expanded modes applicable for 80pin package version.

normal expanded wide mode
Normal expanded wide mode
  • Ports A and B are configured as a 16-bit multiplexed address and data bus and port E provides bus control and status signals. This mode allows 16-bit external memory and peripheral devices to be interfaced to the system
normal expanded narrow mode
Normal expanded narrow mode
  • Ports A and B are configured as a 16-bit address bus and port A is multiplexed with 8-bit data. Port E provides bus control and status signals. This mode allows 8-bit external memory and peripheral devices to be interfaced to the system.
normal single chip mode
Normal single-chip mode
  • There is no external expansion bus in this mode. The processor program is executed from internal memory. Ports A, B, K, and most of E are available as general-purpose I/O.
special single chip mode
Special single-chip mode
  • This mode is generally used for debugging single-chip operation, boot-strapping, or security related operations. The active background mode is in control of CPU execution and BDM firmware is waiting for additional serial commands through the BKGD pin. There is no external expansion bus after reset in this mode.
emulation expanded wide mode
Emulation expanded wide mode
  • Developers use this mode for emulation systems in which the users target application is normal expanded wide mode.
emulation expanded narrow mode
Emulation expanded narrow mode
  • Developers use this mode for emulation systems in which the users target application is normal expanded narrow mode.
special test mode
Special test mode
  • Ports A and B are configured as a 16-bit multiplexed address and data bus and port E provides bus control and status signals. In special test mode, the write protection of many control bits is lifted so that they can be thoroughly tested without needing to go through reset.
special peripheral mode
Special peripheral mode
  • This mode is intended for Freescale Semiconductor factory testing of the system. The CPU is inactive and an external (tester) bus master drives address, data, and bus control signals.
low power modes
Low Power Modes
  • Stop mode
  • Pseudo stop mode
  • Wait mode
stop mode
Stop mode
  • Executing the CPU STOP instruction stops all clocks and the oscillator thus putting the chip in fully static mode.
  • Wake up from this mode can be done via reset or external interrupts.
pseudo stop mode
Pseudo stop mode
  • Entered by executing the CPU STOP instruction.
  • The oscillator is still running and the real time interrupt (RTI) or watchdog (COP) sub module can stay active. Other peripherals are turned off.
  • Consumes more current than the full stop mode, but the wake up time from this mode is significantly shorter.
wait mode
Wait mode
  • Entered by executing the CPU WAI instruction.
  • In this mode the CPU will not execute instructions.
  • The internal CPU signals (address and data bus) will be fully static.
  • All peripherals stay active.
  • For further power consumption reduction the peripherals can individually turn off their local clocks.
slide50

Happy Learning

Contact Details:

Email: msalunke@gmail.com

URL: microsig.webs.com