'Vhd enty' presentation slideshows

9.1 Highlights of Mixed-Language Description

UNIT 7: Mixed-Language Description. 9.1 Highlights of Mixed-Language Description. Simulator that we use with the HDL package should be able to handle mixed-language environment. Both VHDL and Verilog module files are made visible to the simulator.

412 views • 17 slides