'Smaller switch blocks' presentation slideshows

Multiple Drain Transistor-Based FPGA Architectures

Multiple Drain Transistor-Based FPGA Architectures. Drew Carlson Pankaj Kalra EE241 Class Project May 9, 2005. Si 3 N 4. Q nit. SiO 2. n/n-. n +. P+. D. S. Multiple Drain Transistors. Goal: Reduce cost per fxn Multiplexing + memory in single cell Multiple Drain Transistor [1]

253 views • 12 slides