'Rst s2 rst s1' presentation slideshows

Clock and Reset Unit (CRU) module

Clock and Reset Unit (CRU) module. library ieee; use ieee.std_logic_1164.all; entity cru is port ( arst : in std_logic; -- Asynch. reset refclk : in std_logic; -- Reference clock rst : out std_logic; -- Synchronized arst_n for mclk

90 views • 8 slides