'Original graph g' presentation slideshows

Circuit Retiming with Interconnect Delay

Circuit Retiming with Interconnect Delay. CUHK CSE CAD Group Meeting One Evangeline Young Aug 19, 2003. Circuit Retiming. Given a circuit, we want to relocate the registers to achieve a better clock period. Clock period = 3 units. Clock period = 2 units. Retiming. Registers.

486 views • 28 slides