'Me wb m' presentation slideshows

Review: Datapath for MIPS

CS61C : Machine Structures Lecture 6.1.1 Pipelining II 2004-07-26 Kurt Meinz inst.eecs.berkeley.edu/~cs61c. rd. instruction memory. registers. PC. rs. Data memory. rt. IFtch. Dcd. Exec. Mem. WB. +4. imm. ALU. 2. Decode/ Register Read. 5. Write Back. 1. Instruction Fetch.

550 views • 39 slides