'Lut usage' presentation slideshows

Compile-time Area Estimation for LUT-based FPGAs

Compile-time Area Estimation for LUT-based FPGAs. Dhananjay Kulkarni Dept. of Computer Science University of California, Riverside. Oct 5 th 2001. Overview. Background The Cameron Project Motivation Compile-time Estimation Approach Experimental Results Conclusion. Config. memory.

480 views • 35 slides