'Fspi technique' presentation slideshows

A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC

A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC. ?? : ????? ?? : ???. IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, DECEMBER 2003. Outline. INTRODUCTION A typical pipeline architecture Amplifier Sharing Technique Power-Reduction Technique Measurement Results Conclusion.

392 views • 19 slides