'Design latency' presentation slideshows

FPGA Latency Optimization Using System-level Transformations and DFG Restructuring

FPGA Latency Optimization Using System-level Transformations and DFG Restructuring. Daniel Gomez-Prado, Maciej Ciesielski , and Russell Tessier Department of Electrical and Computer Engineering University of Massachusetts, Amherst. DATE13. Outline. INTRODUCTION

285 views • 22 slides