'Bcd tenth' presentation slideshows

11.2.3 High-Low Guessing Game

11.2.3 High-Low Guessing Game. Clock.vhd. LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ENTITY Clockdiv IS PORT ( Clk25Mhz: IN STD_LOGIC; Clk: OUT STD_LOGIC); END Clockdiv; ARCHITECTURE Behavior OF Clockdiv IS -- CONSTANT max: INTEGER := 1000; -- minimum to debounce switch

294 views • 25 slides